SIBIZ Corporation

707 Continental Circle #1133, Mountain View, CA 94040 tel/fax: 650-903-0879, info@sibiz.net, www.sibiz.net

Set-Associative Cache

High-performance Set-associative Cache System

Feature Specification

- Four-Way Set-Associative Cache (Configurable Architecture For 2, 4, 8-Way Set-Associative)
- Configurable Cache Line support for 4, 8, 16, 32 Word Cache-Lines
- Configurable Data Width support for 8, 16, 32, 64-bit Data Width
- Configurable number of Cache Lines per Bank 32, 64, 128,, 256, 512 Cache Lines supported
- Two-staged Fully Pipelined architecture
- True Least-Recently Used (LRU) Replacement Policy . The replacement policy engine can be changed for area optimization.
- The CACHE SYSTEM IP Package
- Cache System Verilog RTL
- Verilog Testbench And Tests

Block Diagram

• Verification Environemnt, Scripts And Tools

- AMBA AXI Memory Interface Support
- Stall And Flush Control Enabled
- Performance Optimization Features:
- Critical Word First Fetch Capability
- Cache-line Fetch Support With Address Wrap-around Capability
- Write-back Buffer For cache-line write-back optimization
- Suitable For Both Instruction And Data Memory Caches.

- Configurable Test Transaction Toolchain
- Synthesis And STA Scripts
- Documentation



Copyright © 2005 SIBIZ Corporation All rights reserved