Specification and Architecture Design
	RTL Coding (Verilog/VHDL)
	Functional and Gate-Level Verification
	Technology Analysis and Selection - FPGA, CPLD, others
	Resources Allocation(DPLL, Special pins, I/O's etc)
	Pin Allocation
	Synthesis & Timing Analysis
	Mapping
	Configuration File Generation