Home   |   Contacts   |   Sitemap
Processor Cores
Network L2/L3 Switch Cores
DRAM Controllers
  - SDRAM Controller
  - DDR1 Controller
  - DDR2 Controller
Complete SoC Solutions
DRAM Controlers
SDRAM Controller
Support of AMBA AXI and AMBA AHB interfaces
Read and write FIFOs with configurable length
Configurable master system and memory bus width
Reordering function for maximum bandwidth
Fully programmable SDRAM parameters
Dynamically reconfigurable memory burst length
Fully software based memory initialization and configuration
Built in self test
ECC - optional
Mobile low power applications functionality

Home   |   Company   |   ASIC Services   |   FPGA Services   |   Firmware Services   |   Products   |   Contacts   |   Sitemap